Fig. 1A



Fig. 1B



Fig. 1C



Fig. 1D



Fig. 1E



Fig. 2A



Fig. 2B



Fig. 2C



Fig. 3A



Fig. 3B



Fig. 3C



Fig. 3D




502 : shift register circuit (GOLD structure)
503 : level shifter circuit (GOLD structure)
504 : buffer circuit (GOLD structure)
505 : sampling circuit (LDD structure)
506 : shift register circuit (GOLD structure)
507 : level shifter circuit (GOLD structure)
508 : buffer circuit (GOLD structure)
501 : pixel region (LDD structure)

Fig. 4

Fig. 5A


609
603
601
604
605
608
606
602b
602a
602
607

Fig. 5B


610a
611a
612a
615a
609
613a
614a
603
601
604
608
605
606
602b
602a
602
607
701:n-channel TFT
702:p-channel TFT
703:n-channel TFT
704:pixel TFT
705:storage capacitor
706:driver circuit
707:pixel region

Fig. 6A


610b
611b
612b
615b
613b
614b
617
618
619
622
620
621
616
623
624
625
626
627

Fig. 6B


617
618
619
622
628
620
621
629
634
630
635
631
636
632
626
632
633
637
701:n-channel TFT
702:p-channel TFT
703.n-channel TFT
704:pixel TFT
705:storage capacitor
706:driver circuit
707:pixel region

Fig. 7A


638
639
640
641
643
642
644

Fig. 7B


645
641
643
642
644
701:n-channel TFT
702:p-channel TFT
703:n-channel TFT
704:pixel TFT
705:storage capacitor
706:driver circuit
707:pixel region

Fig. 8A


617
618
645
619
646
620
621
641
643
622
642
644

Fig. 8B


647
648
649
650
651
652
653
654
655
657
656
629
634
641
643
631
636
632
626
632
642
644
701:n-channel TFT
702:p-channel TFT
703:n-channel TFT
704:pixel TFT
705:storage capacitor
706:driver circuit
707:pixel region

Fig. 9A



Fig. 9B



Fig. 9C



Fig. 9D



Fig. 9E



Fig. 10A



Fig. 10B



Fig. 10C



Fig. 11A



Fig. 11B



Fig. 11C



Fig. 11D



Fig. 11E



Fig. 12A



Fig. 12B



Fig. 12C



Fig. 13A



Fig. 13B



Fig. 14A



Fig. 14B



Fig. 15A



Fig. 15B



Fig. 16A



Fig. 16B



Fig. 17A



Fig. 17B





Fig. 18A



Fig. 18B



Fig. 18C



Fig. 18D



Fig. 18E



Fig. 18F



Fig. 19A



Fig. 19B



Fig. 19C



Fig. 19D

Fig. 20A



Fig. 20B



Fig. 20C



Fig. 21A



Fig. 21B



Fig. 21C



Fig. 21D